The external memory interface IP team is searching for an engineering lead for the verification of IP cores including: DDR2/3/4, LPDDR2/3, QDRII/II+/IV, RLDRAMII, and RLDRAMIII memory PHYs and controllers. This individual will be given the freedom to shape verification strategy, turn strategy into plan and, through collaboration with others, turn plan into reality.
↧